









Title		
4Cam-Dev: Block Diagram		
Size	Document Number	Rev A
Date:	Tuesday, September 27, 2011	Sheet 1 of 8












Title		
4Cam-Dev: CPLD Power		
Size	Document Number	Rev A
Date:	Tuesday, September 27, 2011	Sheet 6 of 8





Short wide traces, whole page

Title		
4Cam-Dev: Voltage Regulators		
Size	Document Number	Rev A
Date:	Tuesday, September 27, 2011	Sheet 7 of 8


Lattice layout Notes:

- 1) Keep SRAM data/address traces of equivalent length.
- 2) Keep camera data traces of equivalent length.
- 3) Check that the power planes are continuous under the FPGA bank area, with vias down to the planes, no traces.
- 4) Outside the FPGA area, use greater than minimum clearance between signal vias and GND/power planes so they are not too capacitive, and make the vias small diameter. Directly under the FPGA, the vias can have minimum clearance to power planes, to help reduce SSO (Simultaneous Switching Output noise).
- 5) Where it makes sense, add external series 33 ohm resistors to fast IO outputs to lower SSO (Simultaneous Switching Output noise) and received signal reflections.
- 6) Use slow slew settings where possible .
- 7) Add more caps of various sizes on power supplies, include 0.01uF and 0.001uF, smallest caps directly under the Lattice device. Recommend a minimum of 0.1uF, 0.01uF, and 1000pF ceramic caps per bank from VCCIO to GND, along with a 10uF or higher value.
- 8) The smaller value caps work best when placed directly under the FPGA at the VCCIO pins served, larger value caps can be further out.
- 9) This is not a very high speed design, so the 0.001uF caps may not be necessary. Use 0.1uF with a ratio of one cap for each power pin.
- 10) Small value caps must go directly under CPLD power pins.
- 11) Power and ground planes should be filled metal areas with no breaks or large cutouts in the planes where:
 - signals travel on high speed PCB traces on layers adjacent to the planes
 - as well as directly under the FPGA.



Aptina MT9V114M02-BGA25 Questions



- 1) Use 3.3V instead of 2.8V?
- 2) Combine VIO and VAA, use one voltage regulator?
- 3) Pin D5 in datasheet different from eval board.
- 4) Pin E5 in datasheet different from eval board.
- 5) Are input pins 3.3V tolerant?
- 6) Are input pins 5V tolerant?
- 7) Which direction is "image up" for the camera package?



2.4 inch width
1.2 inch height

Lattice 256-ball caBGA Breakout and Routing Examples

<http://goo.gl/qsPIO>



From Aptina:

1. Standby pin can't float! Tie to ground if they do not want standby mode to be asserted and tie high if they want to assert standby.
2. You should connect per the data sheet E5 to ground.
3. Tie analog and digital grounds together. Could use same ground plane.
4. D5 needs to be connected to 1.8 volts not 2.8 volts.
5. Inputs not 3.3 or 5 volt tolerant.
6. Recommend separate LDO for analog supply otherwise VDD_IO can inject noise in image.

Title		
4Cam-Dev: PCB Layout		
Size	Document Number	Rev A
Date:	Tuesday, September 27, 2011	Sheet 8 of 8